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Abstract. In this paper, state-of-the-art hardware imple-
mentations of MISTY1 block cipher are presented for area-
constrained wireless applications. The proposed MISTY1 
architectures are characterized of highly optimized trans-
formation functions i.e. FL and {FO-XOR-EKG}. The FL 
function re-utilizes logic AND-OR-XOR combinations 
whereas {FO-XOR-EKG} function explores 2 × compact 
design schemes for s-boxes implementation. A Combined 
Substitution Unit (CSU) and threshold area implementation 
are proposed for s-boxes based on Boolean reductions and 
Common Sub-expression Eliminations (CSEs). Besides, 
{FO-XOR-EKG} function is designed for manifold opera-
tions of FO / FI functions, 32-bit XOR operation and ex-
tended key generation thereby reducing the area. Hard-
ware implementations on ASIC 180nm, 1.8V standard 
library cell realized compact and threshold MISTY1 de-
signs constituting 1853 and 1546 NAND gates with 
throughput values of 41.6 Mbps and 4.72 Mbps respec-
tively. A comprehensive comparison with existing crypto-
graphic hardware designs establishes that the proposed 
MISTY1 architectures are the most area-efficient imple-
mentations till date. 
Keywords 
MISTY1, Application Specific Integrated Circuit 
(ASIC), wireless communications, S-box, Common 
Sub-expression Elimination (CSE) 
1. Introduction 
With the wide-spread usage of wireless devices and 
embedded systems, cryptographic hardware circuits are 
proving as the critical component of modern day System-
On-Chips (SOCs) laying the foundations for network secu-
rity. However, the provision of security features in com-
munication networks is materialized in the form of perfor-
mance degradation thereby increasing the area or reducing 
the throughput. Considerable efforts are underway to opti-
mize the hardware design / implementation of encryption 
algorithms for respective applications. MISTY1 block 
cipher characterizing repeated-loop structure is highly 
suitable for area-constrained applications. Taking this into 
account, a study has been carried out on compact MISTY1 
implementations for mobile applications, hand-held devices 
and RFIDs.  
Developed by Mitsubishi Electric Corporation, 
MISTY1 is an ISO / IEC standardized 64-bit block cipher 
algorithm designed to process smaller blocks of data e.g. 
PIN of 8-byte [1]. It has a proven probability parametric 
value of 2^-56 against “Linear and Differential Cryptanaly-
sis” [2]. Many attacks have been proposed by researchers 
to break MISTY1 block cipher. The attacks though ex-
posed several weaknesses of MISTY1; they could not 
compromise the full security for 8-rounds MISTY1 [3], [4]. 
Moreover, the complexities subject to time-domain and 
acquisition of large plain-text data for retrieval of the secret 
key made it practically impossible to undermine the secu-
rity of MISTY1 block cipher. Therefore, MISTY1 is con-
sidered as a secure algorithm and is currently being em-
ployed for online-transactions and ATM networks.  
A detailed study has been carried out on the existing 
hardware designs of MISTY1, KASUMI, AES, SHA-1, 
CAMELLIA and SAFER [5–22]. The review covered the 
comparison of performance parameters i.e. area, speed and 
frequency. For high speed architectures, the commonly 
employed schemes include Look-Up Tables (LUTs) or 
Block RAMs (BRAMs) implementation for s-boxes [10], 
[11], [19], [20]. In addition, optimizations are made for 
path delay reduction by effective pipe-lines implementation 
[11], [19]. As a result, very high throughput value of the 
order of 100 Gbps is obtained and is employed for image 
encryption, Ethernet devices, sensor networks, etc. [19]. 
Though high speed architectures have wide range of appli-
cations in sensor networks, the area they constitute make 
the devices power-hungry. Thus, high speed designs are not 
suitable for portable devices and mobile equipments.  
In comparison to high throughput encryption cores, 
compact designs make use of the logic optimization tech-
niques for transformation functions and s-boxes using 
combinational logic [5–10], [12–18], [21], [22]. Besides, 
re-utilization methodologies have also been implemented 
exploiting the rolling-feature of the architecture. The analy-
sis carried out during this work implies that the most area-
efficient cryptographic hardware circuit constitutes 1947 
542 YASIR, NING WU, XIN CHEN, ET AL., AREA EFFICIENT HARDWARE ARCHITECTURES OF MISTY1 BLOCK CIPHER  
 
NAND gates for AES algorithm [15]. Moreover, for low 
area MISTY1, a very compact hardware architecture has 
been realized in [5] consisting of 2331 NAND gates. The 
silicon area though is very less, we discovered that archi-
tectural and logic optimizations can be carried out on 
MISTY1 algorithm for very compact hardware implemen-
tations. The major contributions / salient features of our 
work are as under: 
a. Optimization of S9 and S7 s-boxes.  
i. Design and implementation of combined substitution 
unit for S9 and S7 for compact MISTY1.  
ii. Threshold area implementation of S9 / S7 s-boxes for 
very low area MISTY1. 











































































d)  FL Functionc) FI Function  
Fig. 1. MISTY1 algorithm and its transformation functions. 
i. FL function implementation for 2 and 4 × clock cy-
cles execution by logic re-utilization.  
ii. Designing of a new and novel function {FO-XOR-
EKG} to encompass round transformation operations 
and extended key generation function.  
c. Design / configuration of area-efficient MISTY1 by 
employing highly optimized transformation functions 
FL and {FO-XOR-EKG}. 
The paper is organized as follows. MISTY1 algorithm 
is briefly described in Sec. 2 followed by S9 / S7 s-boxes 
optimization in Sec. 3. The optimized MISTY1 transfor-
mation functions are explained in Sec. 4. A detailed expla-
nation of proposed MISTY1 hardware architectures is 
presented in Sec. 5. Lastly, ASIC results and conclusion are 
summarized in Sec. 6 and 7 respectively. 
2. 64-bit MISTY1 Block Cipher 
MISTY1 algorithm is depicted in Fig. 1a and its con-
stituent functions FO, FI and FL are shown in Figs. 1b–1d 
respectively. The algorithm transforms 64-bit plain-text to 
64-bit cipher text using 128-bit secret key after n rounds 
operation. The specifications described in [1] recommend 
the value for the number of rounds as n > 8. Moreover, for 
n-rounds operation, the algorithm requires the generation of 
128-bit extended key by using its FI function. MISTY1 odd 
rounds consist of 2 × FL functions, FO function and 32-bit 
XOR whereas the even rounds comprise of only FO func-
tion and 32-bit XOR. Furthermore, the last round is 
an exception consisting of only 2 × FL functions. The out-
puts of FL functions are finally concatenated to form 64-bit 
cipher text. The FO and FI functions have a feistel-like 
structure with FI consisting of substitution functions S9 and 
S7. The substitution functions S9 and S7 substitute the 
respective 9-bit and 7-bit inputs to 9-bit and 7-bit outputs 
by logic operations or LUTs [1].  
3. S9 and S7 S-boxes Optimization 
3.1 Scheme 1 – S9 / S7 Combined Substitution 
Unit (CSU) 
In this scheme, a Combined Substitution Unit (CSU) 
is proposed for S9 and S7 s-boxes to substitute 9-bit and 7-
bit inputs to 9-bit and 7-bit outputs respectively on alter-
nate clock cycles. The first step involved in CSU design is 
the algebraic reductions of S9 / S7 logic expressions. 
Therefore, XOR gates are replaced by NOT gates (for both 
S9 and S7 logic expressions) and 3-input AND gates are 
reduced to maximize the use of 2-input AND gates (for S7 
logic expressions only). The Common Sub-expression 
Elimination (CSE) is then carried out from combined S9 / 
S7 logic expressions thus eliminating the redundant 2-input 
ANDs and AND-XORs sub-expressions. The reduced 
algebraic expressions of S9 and S7 are expressed in Tab. 1 
whereas common sub-expressions are shown in Tab. 2.  
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Reduced S9 Algebraic Expressions 
y x x ⊕ x x ⊕ x x ′ ⊕ C ⊕ C ⊕ C 	
y x x ⊕ x x ⊕ x x ⊕ x x ⊕ x ⊕ C ⊕ C ⊕ C ⊕ C 	
y C ⊕ C ⊕ C x ⊕ C ⊕ C ⊕ C 	
y x ⊕ x x ⊕ C ⊕ C x ⊕ C ⊕ C ⊕ C 	
y x ⊕ x x ⊕ x x ⊕ x x ⊕ C ⊕ C x ⊕ C ⊕ C 	
y x ⊕ x x ⊕ C ⊕ C x ⊕ C ⊕ C ⊕ C 	
y x x ⊕ x x ⊕ x x ⊕ x x ⊕ x x ⊕ C ⊕ C ⊕ C ⊕ C 	
y x x ⊕ x x ⊕ x ⊕ x ⊕ C ⊕ C ⊕ C ⊕ C
y x ⊕ C ⊕ C ⊕ C ⊕ C ⊕ C ⊕ C  
Reduced S7 Algebraic Expressions 
y x x ⊕ x x ′ ⊕ x C ⊕ x C ⊕ C ⊕ C 	
y x x ⊕ x x ′ ⊕ C ⊕ C ⊕ x C ⊕ x x ⊕ x C 	
y x x ⊕ x x x ⊕ x x ⊕ x x ⊕ x x ⊕ x C ⊕	
x C ⊕ x C ⊕ C 	
y x x ⊕ C ⊕ C ⊕ x C ⊕ x C ⊕ C 	
y x x x ⊕ x x ⊕ C ⊕ x x x ⊕ C ⊕ C ⊕ C 	
y x x ⊕ x x x ⊕ C x x ⊕ C ⊕ C ⊕ x C ⊕ C
y x x ⊕ x x x ⊕ x x ⊕ C ⊕ x C ⊕ x C ⊕ C ⊕ C
Tab. 1. Reduced algebraic expressions for S9 and S7. 
 
CSEs S9 S7 
C x x ⊕ x x 	 y , y 		 y
C x x ⊕ x x 	 y , y 	 - 
C x x ⊕ x x 	 y , y 	 - 
C x x ⊕ x x 	 y , y 	 - 
C x x ⊕ x x 	 y , y 	 - 
C x ′	 y , y , y , y , y 		 y , y , y
C x x ⊕ x 	 y , y 	 - 
C x x ⊕ x x 	 y , y 	 - 
C x x ⊕ x x 	 y , y 	 - 
C x x ⊕ x x 	 y , y 	 y
C x ′	 y , y 	 y , y
C x x ⊕ x x 	 y , y 	 - 
C x x ⊕ x x 	 y , y 	 - 
C x x ⊕ x x 	 y , y 	 - 
C x x ⊕ x x 	 y , y 	 - 
C x x ⊕ x x 	 y , y 	 - 
C x x ⊕ x x 	 y , y 	 - 
C x x ⊕ x x 	 y , y 	 - 
C x x ⊕ x x 	 y 	 y
C x x ⊕ x x 	 y 	 y
C x x ⊕ x x 	 - y , y
C x x ⊕ x x 	 - y , y
C x ⊕ x x 	 - y , y
C x x ⊕ x x x 	 - y , y
C x ′	 - y , y
C x x ⊕ x x 	 - y , y
C x x ⊕ x x 	 - y , y
C x ⊕ x x 	 - y , y
C x x x ⊕ x x 	 - y , y
C x x ′	 - y , y
C x x ⊕ x x x 	 - y , y
Tab. 2. CSEs for S9 and S7. 
The AND gates of S9 and S7 reduced logic expres-
sions are shown by respective bits for simplicity; however 
the implementation is carried out by permuting 9-bits to 
form 36 × combinations. The path delay of CSU using 
parallel AND-XORs hierarchy is expressed as (1) whereas 
the area reduction as compared to straight-forward s-boxes 
{2 × S9 + S7} is found as 60.8% illustrated in Tab. 3. 
 TPath Delay = (2-1) MUX + 2 × AND + 4 × XOR (1) 
 
Method Ftn AND XOR NOT MUX Gates*
% 
Reduction
Prop. CSU 58 128 9 9 438 60.8 
{2 × S9 
+ S7} 
S9 89 101 - - 
1120 - S7 104 77 - - 
S9 89 101 - - 
Tab. 3. Area reduction of CSU *(AND = OR = 1.5 NAND, 
XOR = MUX = 2.5 NAND, Reg = 6 NAND, NOT = 1 
NAND). 
3.2 Scheme 2 – S9 / S7 Threshold Area 
Implementation 
S9 / S7 threshold area implementation is depicted in 
Figs. 2 and 3 consisting of MUXes, AND, XORs and 1-bit 
high enabled registers. The proposed design scheme sets 
a threshold limit for area of S9 and S7 s-boxes to generate 
a throughput value > 4 Mbps.   
The substituted bits for S9 and S7 are produced after 
45 and 58 clock cycles respectively and are based on the 
maximum possibilities of S9 and S7 logic sub-expressions. 
For  instance,  S9  s-box  has 36 ×  combinations  for  AND 
x9 x8 x7 x6 x5 x4 x3 x2 x1 i1=1x8 x7 x6 x5 x4 x3 x2 x1 
y9 y8 y7 y6 y5 y3 y4 y2 y1 
AND
i2=0
Reset values of S9 Reg.s
y1=1, y2=1, y3=0, y4=0, y5=0,   
y6 =0, y7=1, y8=1, y9=1                          
 
Fig. 2. Threshold area S9 s-box. 
x7 x6 x5 x4 x3 x2 x1 i1=1x6 x5 x4 x3 x2 x1 
AND
x5 x4 x3 x2 x1 
y7 y6 y5 y4 y2y3 y1 
i1=1i2=0
Reset values of S7 Reg.s
y1=1, y2=1, y3=0, y4=1, 
y5=1, y6=0, y7=0                              
 
Fig. 3. Threshold area S7 s-box. 
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S9 1 9 17 9 
231 81 
S7 2 7 19 7 
{2 × S9 
+ S7} 
S9 89 101 - 9 
1216 - S7 104 77 - 7 
S9 89 101 - - 
Tab. 4. % area reduction of CSU based s-box.  
gates and 9 × combinations for respective 9-bits. The addi-
tional input bit 1 in multiplexers is used to generate all the 
possible input values for S9 and S7 substitution functions 
whereas input bit 0 reproduces the registers output for 
certain clock cycle operations of {FO-XOR-EKG} func-
tion. The reset register values mentioned in Figs. 2 and 3 
are based on the respective logic expression of S9 / S7 and 
reduce the clock cycle operations. Table 4 summarizes the 
percentage area reduction of 81% with the proposed design 
as compared to MISTY1 FI function with {2 × S9 + S7}  
s-boxes. 
4. Optimized MISTY1 Transformation 
Functions 
4.1 FL Function Implementation 
Figures 4 and 5 depict FL functions generating 32-bit 
output after 2 and 4 clock cycles respectively. The input to 
the proposed FL function is a 32-bit plain text or the output 
of {FO-XOR-EKG} function and the outputs are saved in 
enabled registers. The design provides a reference for area 
reduction of FL function and can be configured for 8 and 
16 clock cycles operation. The area reduction for compact 
MISTY1 architectures is mainly due to use of 1 × FL func-
tion; however the area reduction with the proposed meth-
odologies FL - 1 and FL - 2 is found as 4% and 6.1% re-
spectively as compared to straight-forward FL function 
(ref. Fig. 1d). The area for 8 / 16 clock cycles FL function 
is also mentioned in Tab. 5; since the NAND gates differ-
ence w.r.t. proposed FL – 2 is insignificant, they are not 
implemented in this paper. 
4.2 Novel Design of {FO-XOR-EKG} 
Function 
{FO-XOR-EKG} function is the core part of the pro-
posed MISTY1 hardware architecture. The re-utilization 
methodology has widely been adopted for the optimum 
operation of {FO-XOR-EKG} function. The intended idea 
behind the design of proposed {FO-XOR-EKG} function is 
to perform the transformation operations including FO / FI 
and 32-bit XOR operation (appended with FO in rounds 1-
8). Moreover, the design can generate the extended keys 
for onward use in MISTY1 8-rounds operation. The accu-
mulation of the above mentioned functionalities in a single 
function reduces the circuit area considerably. The area 
reduction is complemented with optimized implementation 
of S9 and S7 s-boxes within {FO-XOR-EKG} function. 
Thus, 2 × design schemes for {FO-XOR-EKG} function 
implementing CSU based s-box and S9 / S7 threshold area 










2 8 8 16 48 64 568 4 
Prop. 
FL - 2 
4 4 4 8 56 64 556 6.1 
FL – 3 
(for ref.) 
8 2 2 4 60 64 550 7.1 
FL – 4 
(for ref.) 
16 1 1 2 62 64 547 7.6 
Straight-
forward 
1 16 16 32 32 64 592 - 
Tab. 5. % area reduction of FL-1 and FL-2 functions. 

















16 16 16 16
32 32
FLL FLR  
Fig. 4. FL-1 (2 clock cycles). 













FL1-L1 FL1-L2 FL1-L3 FL1-L4 
8 8 8 8
FL2-R1 FL2-R2 FL2-R3 FL2-R4 




FLL FLR  
Fig. 5. FL-2 (4 clock cycles). 
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FI1 Reg FI2 Reg
O/P - 2
FI2 Reg FI1 Reg
O/P - 2 FLL
KI
 KO1, 2 or 3 
S9 Reg S7 Reg
 KO4[8:16]  KI[8:16]  FLL[8:16] 
 FLL[24:32] 
 FLR[8:16] 
 FLR[24:32]   FI1 Reg[8:16]  FI2 Reg[8:16]  S7 Reg 
 KO4[1:7]  KI[1:7]  FLL[1:7] 
 FLL[17:23] 
 FLR[1:7] 








Reset values of S9 and S7 Regs
Same as mentioned in Threshold area 
S9 and S7 s-boxes 
S9 Threshold s-box



















Fig. 7. FO – 2 function based on S9 / S7 Threshold Area s-box.
S7 Threshold s-box
(MUXES / AND) 
FI1 Reg FI2 Reg
O/P - 1
FI2 Reg FI1 Reg
O/P - 1 FLL
KI
 KO1, 2 or 3 
CSU (S9 + S7)
z
S9 Reg S7 Reg
 KO4[8:16]  KI[8:16]  FLL[8:16] 
 FLL[24:32] 
 FLR[8:16] 
 FLR[24:32]   FI1 Reg[8:16]  FI2 Reg[8:16] S7 Reg 
 KO4[1:7]  KI[1:7]  FLL[1:7] 
 FLL[17:23] 
 FLR[1:7] 














Z = 2-bits zero-extension to MSB bits, 
T = 2-bits truncation of MSB bits
Reset values of S9 Reg
y1=y2=y3=y4=y5=y6=y7=y8=y9=0




Fig. 6. FO – 1 function based on CSU based s-box.
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Functions Steps Operations 
Extended key 
generation 
Step 7 is excluded 
for key generation 
and KOi = 16-bit 
0s 
 
FO function for 
Round 1 
FI1 function, FI1 
XOR operation, 
KOi = 16-bit SK	
1 
S9 substitution, z-extended XOR operation 
(for Arch-1) 
2 
S7 substitution, truncated XOR operation 
with S9 Reg (for Arch-1) 
1 
S9 substitution, S7 substitution (for Arch-
2) 
2 
z-extended XOR operation for LSB bits, 
truncated XOR operation for MSB bits 
(for Arch-2) 
3 KIL XOR operation, KIR XOR operation 
4 Reg values of S9 and S7 saved in FI1 Reg 
5 Rst of S9 Reg 
6 S9 substitution, z-extended XOR operation 
7 
S9 Reg ⊕ FLL[24:32], S7 Reg ⊕ 
FLL[17:23]  
8 S9 and S7 Regs values saved in FI1 Reg 
9 Rst of S9 and S7 Regs 
 
FO function for 
Round 1 




32-bit XOR Op. 
XOR operation 
with FLR[1:16] 
for FO O/P [1:16]	
- 
Repeat steps 1-6 with S9 and S7 Reg 
values saved in FI2 Reg 
10 S9 Reg ⊕ FI1[8:16],  S7 Reg ⊕ FI1[1:7] 
11 
S9 Reg ⊕ KO4[8:16], S7 Reg ⊕ 
KO4[1:7] 
12 S9 Reg ⊕ FLR[8:16], S7 Reg ⊕ FLR[1:7] 
- 
Repeat steps 8-9 with S9 and S7 Reg 
values saved in FI2 Reg 
	
FO function for 
Round 1 




32-bit XOR Op.  
XOR operation 
with FLR[1:16],  
XOR operation 
with FLR[17:32] 
for FO O/P 
[17:32]	
- Repeat steps 1-6 with S9 and S7 Reg 
values saved in FI1 Reg 
13 S9 Reg ⊕ FI2[8:16], S7 Reg ⊕ FI2[1:7] 
- 
Repeat steps 10-11 to nullify the effect of 
KO4 and FLR [1:16] 
14 
S9 Reg ⊕ FLR[24:32], S7 Reg ⊕ 
FLR[17:23] 
- 
Repeat steps 8-9 with S9 and S7 Reg 
values saved in FI1 Reg 
Tab. 6. FO-1 and FO-2 algorithm.  
The two architectures primarily have the same design 
basis but differ in terms of clock cycle operations. In order 
to incorporate all the functionalities, 2 × 9-bit XORs and 
2 × 7-bit XORs are appended with optimized s-boxes with 
inputs being fed by multiplexers and registers. In addition, 
a 16-bit secret key is added in the input multiplexer and 
KOi have a variable value of 16-bit SK or 0s. Table 6 de-
scribes the algorithm / steps involved for the execution of 
above mentioned functions.  
The EK generation and FO function differs in the se-
lection for input texts and KOi XOR. For EK generation, 
the input and KOi is assigned as 16-bit SK and 16-bit 0s 
respectively whereas the input and KOi for FO is FLL / FO 
O/P and SK respectively. Moreover, as compared to EK 
generation, the FO function has extended clock cycle oper-
ations carried out for 3 × FIs, 3 × XORs and 32-bit XOR 
(ref to Fig. 1b for FO function operations). A 32-bit XOR  
 
Imp. AND NOT XOR MUX Reg Gates 
% Red. w.r.t.
[7] [10] 
FO-1 58 9 176 242 48 1429 23.6 65.5 
FO-2 3 - 48 303 48 1170 37.5 71.7 
[7] 282 - 384 80 48 1871 - - 
[10] 845 - 1072 - 32 4141 - - 
Tab. 7. Area reduction of FO-1 and FO-2 functions. 
operation in FO is an exception such that 32-bit XOR is 
divided into 16-bit LSB and MSB XORs i.e. 16-bit LSB 
XOR is performed after {FO / FI2 + KOi4} whereas 16-bit 
MSB XOR is performed at the last step of FO / FI3 execu-
tion. Since, KOi4 and 16-bit LSB XORs are performed 
before FO / FI3 (as per algorithm these operations are to be 
carried out after FO / FI3), therefore the inputs 16-bit LSB 
and KOi4 are re-XORed to MSB bits. Hence, 3 × function-
alities are complemented in a single {FO-XOR-EKG} 
function with significant reduction in area. The percentage 
area reduction of FO-1 / FO-2 architectures compared with 
[7], [10] is depicted in Tab. 7. 
5. Area-Efficient MISTY1 Hardware 
Architectures 
The proposed hardware architecture of area-efficient 
MISTY1 8-rounds algorithm is depicted in Fig. 8.  
The input to MISTY1 algorithm is a 64-bit plain-text 
(PT) and 128-bit secret key (SK) and the output is a 64-bit 
cipher-text. A 128-bit extended key (EK) is generated prior 
to MISTY1 8-rounds operation by {FO-XOR-EKG} func-
tion and is saved in an external 128-bit extended key reg-
ister for onward round operations. The SK and EK in con-
junction are later used for MISTY1 round transformation 
operations. The EK generation by {FO-XOR-EKG} func-
tion readily reduces the circuit area as it avoids the use of 
independent key generation module, i.e. FI function. How-
ever, the extended key generation by {FO-XOR-EKG} 
function reduces the throughput for MISTY1 8-rounds 
operation since EKs have to be generated in advance re-
quiring multiple clock cycles. The speed i.e. throughput 
value (Mbps) of the proposed architectures can be calcu-
lated as: 


























Fig. 8. Area-efficient MISTY1 hardware architecture. 
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6. Hardware Implementation of 
Proposed MISTY1 Architectures 
Hardware implementation of the proposed MISTY1 
architectures is performed on ASIC platform 180 nm, 1.8 V 
standard library cell using Synopsys Design Compiler and 
is optimized for area. A comprehensive analysis was car-
ried out to obtain moderate speed MISTY1 - architecture 1 
by integrating FO - 1 with FL - 1 whereas FO – 2 is con-
figured with FL - 2 resulting into a threshold area MISTY1 
– architecture 2. Table 8 summarizes the performance 











[14] AES 90  3500 - 452.5 
[15] AES 22 1947 432 1133 
[16] AES 65 8100 119.2 149 
[17] AES 180 2421 0.06 0.1 
[21] CAMELLIA 130 4313 81 253 
[22] SHA-1 65 5469 - 625 
[6] KASUMI 180 3481 154 154.6 
[12] KASUMI 180  2990 110 97.6 
[5] MISTY1 180 3041 171 187 
[5] MISTY1 180 2331 166 187 
[6] MISTY1 180 3481 130 154.6 
[7] MISTY1 180 3400 70.3 39.1 
[9] MISTY1 180 3950 71.1 66.7 
Prop 
MISTY1 - 
Arch 1  
180 nm 1853 41.6 210 
Prop 
MISTY1 - 
Arch 2  
180 nm 1546 4.72 266.7 
Tab. 8. ASIC implementation – results and analysis. 
The proposed architectures outperform all previous 
implementations in terms of area depicting highly opti-
mized MISTY1. The architecture 1 achieved throughput 
value of 41.6 Mbps with area of 1853 of gates depicting 
a compact and moderate speed MISTY1 implementation 
while architecture 2 sets a threshold value for both area and 
speed constituting area of 1546 gates with 4.72 Mbps. 
Compared with the lowest area of 1947 gates for AES and 
2331 gates for MISTY1 implementations, the gate counts 
for the proposed MISTY1 architectures 1 and 2 is lesser. 
This represents MISTY1 architectures 1 and 2 as the most 
area-efficient block cipher implementations till date. The 
highly optimized MISTY1 architectures set a bench mark 
for low area implementation and can be employed for 
compact ASIC applications. 
7. Conclusion 
This paper proposes MISTY1 architectures for area-
constrained embedded applications. The design / method-
ologies adopted for MISTY1 implementations by optimiz-
ing the transformation functions and s-boxes significantly 
reduced the hardware area. As per ASIC results / analysis 
with existing MISTY1 and other block cipher architectures 
like AES and KASUMI, the proposed MISTY1 imple-
mentations have the smallest gate-size to the best of our 
knowledge. The optimization techniques employed for 
MISTY1 can be adopted to 64-bit KASUMI block cipher 
and other encryption algorithms for low area implementa-
tion. The proposed architectures have high significance in 
cryptographic circuit design / optimization.  
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